

08/23/00  
JC890 U.S. PTO

08.24.00

A  
JC873 U.S. PTO  
09/644463  
08/23/00

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of: Matthew B. Haycock et al.  
Title: SIMULTANEOUS BIDIRECTIONAL PORT WITH SYNCHRONIZATION  
Attorney Docket No.: 884.303US1

**PATENT APPLICATION TRANSMITTAL**

**BOX PATENT APPLICATION**

Commissioner for Patents  
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- X Return postcard.  
X Utility Patent Application under 37 CFR § 1.53(b) comprising:  
X Specification ( 21 pgs, including claims numbered 1 through 30 and a 1 page Abstract).  
X Formal Drawing(s) ( 6 sheets).  
X Signed Combined Declaration and Power of Attorney ( 3 pgs).  
X Check in the amount of \$1,104.00 to pay the filing fee.  
X Assignment of the invention to Intel Corporation ( 2 pgs) and Recordation Form Cover Sheet.  
X Check in the amount of \$40.00 to pay the Assignment recording fee.  
X Information Disclosure Statement ( 1 pgs), Form 1449 ( 1 pgs), and copies of cited references ( 2 ).

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	30 - 20 =	10	x 18 =	\$180.00
INDEPENDENT CLAIMS	6 - 3 =	3	x 78 =	\$234.00
[ ] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$690.00
TOTAL				\$1,104.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Dana B. LeMoine  
Atty: Dana B. LeMoine  
Reg. No. 40,062

Customer Number **21186**

"Express Mail" mailing label number: EL490610825US

Date of Deposit: August 23, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

[illegible]

## INVENTORS

**Amaresh Pangal**

Schwegman, Lundberg, Woessner & Kluth, P.A.  
1600 TCF Tower  
121 South Eighth Street  
Minneapolis, MN 55402  
ATTORNEY DOCKET SLWK 884.303US1  
Client Ref. No. P9227

Variable	Mean	SD	Min	Max
Age	34.5	10.2	22	55
Gender	0.5	0.5	0	1
Marital Status	0.6	0.5	0	1
Education	12.5	1.5	10	15
Income	1500	500	1000	2500
Health	0.8	0.2	0	1
Stress	0.7	0.3	0	1
Depression	0.4	0.4	0	1
Loneliness	0.6	0.5	0	1
Life Satisfaction	0.5	0.5	0	1
Quality of Life	0.6	0.4	0	1
Resilience	0.7	0.3	0	1
Optimism	0.6	0.4	0	1
Gratitude	0.5	0.5	0	1
Forgiveness	0.4	0.4	0	1
Compassion	0.5	0.5	0	1
Empathy	0.6	0.4	0	1
Kindness	0.5	0.5	0	1
Patience	0.4	0.4	0	1
Humility	0.5	0.5	0	1
Generosity	0.4	0.4	0	1
Self-control	0.6	0.4	0	1
Perseverance	0.5	0.5	0	1
Discipline	0.4	0.4	0	1
Focus	0.5	0.5	0	1
Productivity	0.4	0.4	0	1
Organization	0.5	0.5	0	1
Time Management	0.4	0.4	0	1
Goal Setting	0.5	0.5	0	1
Decision Making	0.4	0.4	0	1
Problem Solving	0.5	0.5	0	1
Communication	0.4	0.4	0	1
Teamwork	0.5	0.5	0	1
Leadership	0.4	0.4	0	1
Influence	0.5	0.5	0	1
Networking	0.4	0.4	0	1
Relationships	0.5	0.5	0	1
Community	0.4	0.4	0	1
Social Skills	0.5	0.5	0	1
Interpersonal Skills	0.4	0.4	0	1
Emotional Skills	0.5	0.5	0	1
Communication Skills	0.4	0.4	0	1
Teamwork Skills	0.5	0.5	0	1
Leadership Skills	0.4	0.4	0	1
Influence Skills	0.5	0.5	0	1
Networking Skills	0.4	0.4	0	1
Relationship Skills	0.5	0.5	0	1
Community Skills	0.4	0.4	0	1
Social Skills	0.5	0.5	0	1
Interpersonal Skills	0.4	0.4	0	1
Emotional Skills	0.5	0.5	0	1
Communication Skills	0.4	0.4	0	1
Teamwork Skills	0.5	0.5	0	1
Leadership Skills	0.4	0.4	0	1
Influence Skills	0.5	0.5	0	1
Networking Skills	0.4	0.4	0	1
Relationship Skills	0.5	0.5	0	1
Community Skills	0.4	0.4	0	1
Social Skills	0.5	0.5	0	1
Interpersonal Skills	0.4	0.4	0	1
Emotional Skills	0.5	0.5	0	1
Communication Skills	0.4	0.4	0	1
Teamwork Skills	0.5	0.5	0	1
Leadership Skills	0.4	0.4	0	1
Influence Skills	0.5	0.5	0	1
Networking Skills	0.4	0.4	0	1
Relationship Skills	0.5	0.5	0	1
Community Skills	0.4	0.4	0	1
Social Skills	0.5	0.5	0	1
Interpersonal Skills	0.4	0.4	0	1
Emotional Skills	0.5	0.5	0	1
Communication Skills	0.4	0.4	0	1
Teamwork Skills	0.5	0.5	0	1
Leadership Skills	0.4	0.4	0	1
Influence Skills	0.5	0.5	0	1
Networking Skills	0.4	0.4	0	1
Relationship Skills	0.5	0.5	0	1
Community Skills	0.4	0.4	0	1
Social Skills	0.5	0.5	0	1
Interpersonal Skills	0.4	0.4	0	1
Emotional Skills	0.5	0.5	0	1
Communication Skills	0.4	0.4	0	1
Teamwork Skills	0.5	0.5	0	1
Leadership Skills	0.4	0.4	0	1
Influence Skills	0.5	0.5	0	1
Networking Skills				

## Field

5           The present invention relates generally to digital data ports, and more specifically to bidirectional digital data ports.

## Background of the Invention

Integrated circuits typically communicate with other integrated circuits on wires that are part of a “bus.” A typical bus includes many wires, or circuit board traces, connecting multiple integrated circuits. Some buses are “unidirectional,” because signals only travel in one direction on each wire of the bus. Other buses are “bidirectional,” because signals travel in more than one direction on each wire of the bus. In the past, most bidirectional buses were not “simultaneously bidirectional,” because multiple signals did not travel on the same wire in opposite directions at the same time; instead, the bus was shared over time, and different signals traveled in different directions at different points in time. Some newer buses are “simultaneous bidirectional” buses. Simultaneous bidirectional buses allow data to travel in two directions on a single wire at the same time.

20 Before reliable communications can take place on a bus, the integrated circuits need to be ready to communicate, or be “synchronized,” and each circuit on the bus should have information regarding the readiness of other circuits on the bus. Some circuits may need to be initialized, while others may need to become stabilized. In some bus applications, it can take an indeterminate amount of time for  
25 circuits to become ready to reliably communicate. It can be important to not drive data onto a bus until the intended receiver is ready to receive the data, especially in simultaneous bidirectional bus applications, where data is being driven in both directions at once.

For the reasons stated above, and for other reasons stated below which will  
30 become apparent to those skilled in the art upon reading and understanding the

present specification, there is a need in the art for a method and apparatus to provide a synchronization mechanism for simultaneous bidirectional data buses.

### **Brief Description of the Drawings**

- 5        Figure 1 shows a system employing simultaneous bidirectional ports;  
Figure 2 shows a diagram of two synchronization circuits coupled together;  
Figure 3 shows a timing diagram of the operation of the circuit of Figure 2;  
Figure 4 shows a simultaneous bidirectional port circuit with closed loop  
impedance control;
- 10       Figure 5 shows a driver with controllable output impedance;  
Figure 6 shows a driver with controllable output slew rate; and  
Figure 7 shows a simultaneous bidirectional port circuit with impedance and  
slew rate control.

### **Description of Embodiments**

- 15       In the following detailed description of the embodiments, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views.
- 20       These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. Moreover, it is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a
- 25       particular feature, structure, or characteristic described in one embodiment may be included within other embodiments. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

The method and apparatus of the present invention provide a mechanism to synchronize multiple simultaneous bidirectional ports on the same bus. A synchronization circuit having imbalanced output impedance is coupled to another synchronization circuit on a bidirectional bus. The imbalanced output impedance is generated by differently sized pullup transistor and pulldown transistors. In one embodiment, a PMOS pullup transistor has an output impedance approximately equal to ten times the output impedance of an NMOS pulldown transistor. A receiver with input hysteresis has an input node coupled to the output of the driver. The hysteresis is satisfied when drivers from both simultaneous bidirectional ports assert output signals, thereby alerting both ports that each is ready to communicate.

Figure 1 shows a system employing simultaneous bidirectional ports. System 100 includes integrated circuits 102 and 104 interconnected by conductors 130 and 140. Integrated circuit 102 includes processor 106, bidirectional port 108, initialization circuit 110, and synchronization circuit 112. Integrated circuit 104 includes processor 116, bidirectional port 118, initialization circuit 120, and synchronization circuit 122. In the embodiment shown in Figure 1, integrated circuits 102 and 104 are shown having substantially similar circuits, such as processors 106 and 116. In other embodiments, integrated circuits 102 and 104 do not have substantially similar circuits. For example, integrated circuits 102 and 104 can be processors, processor peripherals, memory devices including dynamic random access memories (DRAM), memory controllers, or any other integrated circuit employing simultaneous bidirectional ports.

Integrated circuits 102 and 104 are agents on a simultaneous bidirectional bus. The simultaneous bidirectional bus can include any number of signal lines, but for simplicity, Figure 1 shows one signal line, conductor 140. Likewise, agents on the simultaneous bidirectional bus can include any number of bidirectional ports, and bidirectional ports can include any number of drivers and receivers. To simplify the explanation, each of integrated circuits 102 and 104 are shown with a single bidirectional port.

Integrated circuits 102 and 104 also communicate with each other using  
10 synchronization circuits 112 and 122. Each synchronization circuit communicates  
with the other using conductor 130. In operation, synchronization circuits 112 and  
122 alert each other that initialization of the respective integrated circuit is complete.  
When initialization of both integrated circuits is complete, each synchronization  
circuit can report this to the integrated circuit within which it is situated. For  
15 example, when initialization circuit 120 reports to synchronization circuit 122 that  
initialization is complete, synchronization circuit 122 can assert a signal on  
conductor 130. When initialization circuit 110 within integrated circuit 102  
completes initialization, synchronization circuit 112 can assert another signal on  
conductor 130. When both synchronization circuits 112 and 122 have asserted  
20 signals on conductor 130, initialization of both integrated circuits 102 and 104 is  
complete. At this time, synchronization circuits 112 and 122 can report to integrated  
circuits 102 and 104, respectively, that initialization on both ends of the simultaneous  
bidirectional bus is complete, and the agents on the bus are ready to communicate.

In some embodiments, initialization circuit 110 initializes bidirectional port 108, and alerts synchronization circuit 112 when initialization is complete. For example, a closed loop impedance control circuit can initialize the output impedance of a data driver in bidirectional port 108, and directly notify synchronization circuit 112 when the output impedance of the data driver is set. In other embodiments, initialization circuit 110 communicates with processor 106 to report the completed initialization, and processor 106 communicates with synchronization circuit 112.

channel Metal Oxide Semiconductor (NMOS) transistor 208. Synchronization circuit 112 has an internal interface and an external interface. The internal interface includes node 202 and 214. The signal on node 202 is termed the "AREADY" signal, and the signal on node 214 is termed the "ANEIGHBOR" signal. The external interface includes the output of the driver at node 210, labeled "ASYNC." Synchronization circuit 122 includes corresponding interfaces, nodes, and signals, prefixed with the letter "B."

The sizes of PMOS transistor 206 and NMOS transistor 208 are arranged such that the output impedance of PMOS transistor 206 is substantially larger than the output impedance of NMOS transistor 208, and such that the output impedance of NMOS transistor 208 substantially matches the impedance of conductor 130. In some embodiments, the output impedance of PMOS transistor 206 is set to be at least ten times that of NMOS transistor 208 and conductor 130. For example, in the embodiment shown in Figure 2, both conductor 130 and NMOS transistor 208 have an impedance of  $Z_0$ , and PMOS transistor 206 has an impedance of  $10Z_0$ .

In operation, when agent A is ready to communicate, such as when initialization is complete, the AREADY signal on node 202 of the internal interface is asserted high. AREADY can be asserted by a processor, such as processor 106, or by a dedicated circuit, such as initialization circuit 110 (Figure 1). Prior to the assertion of the AREADY signal, NMOS transistor 208 is on and PMOS transistor 206 is off. As long as the driver within synchronization circuit 122 is in the same state, then the ASYNC signal on node 210 is substantially at the reference potential connected to the source of NMOS transistor 208. When the AREADY signal is asserted, NMOS transistor 208 is turned off and PMOS transistor 206 is turned on. As a result, the ASYNC signal on node 210 increases in voltage. Because the output impedance of PMOS transistor 206 is much greater than the impedance of conductor 130, a voltage divider is formed that keeps the voltage of the ASYNC signal from rising very far. When both synchronization circuits assert signals onto conductor 130, then the voltage of both the ASYNC signal and the BSYNC signal will rise to close to the positive reference connected to the drain of PMOS transistor 206.





length of the transmission line, ASYNC reduces in voltage as shown by 314. Prior to the assertion of BREADY, small reflections (not shown) travel back and forth on the transmission line (conductor 130).

Receiver threshold 306 is the voltage level necessary for either ASYNC or BSYNC to satisfy the hysteresis of either receiver 212 or 232. As can be seen in Figure 3, the initial voltage step launched into the transmission line falls short of threshold 306 by margin 312. Margin 312 is large in part because the pullup to pulldown impedance ratio of the drivers in synchronization circuits 112 and 122 is ten to one. Other impedance ratios can be used while still maintaining adequate margin 312 so that neither ANEIGHBOR nor BNEIGHBOR is falsely asserted.

When BREADY is asserted at 304, BSYNC increases in voltage correspondingly at 316. With both AREADY and BREADY asserted, both ASYNC and BSYNC eventually increase in voltage enough to surpass receiver threshold 306, causing ANEIGHBOR and BNEIGHBOR to assert within synchronization circuits 112 and 122, respectively. Because of the impedance mismatch between line 130 and PMOS transistors 206 and 226, reflections continue to bounce back and forth across line 130 until the voltage settles out close to  $V_{cc}$ . The reflections are shown at 320.

The relative impedance of the pullup and pulldown transistors and the transmission line, and the hysteresis of the Schmitt trigger receivers can be varied to vary margin 312 and the amount of time (or number of reflections) before ASYNC and BSYNC cross receiver threshold 306. For example, in the embodiment shown in Figure 2, the pullup to pulldown impedance ratio is ten to one and the ratio of the pulldown transistor to transmission line impedance ratio is one to one. In some embodiments, the pullup to pulldown ratio is five to one. This decreases margin 312, but also decreases the amount of time between the assertion of both AREADY and BREADY and when ASYNC and BSYNC cross the receiver threshold.

As can be seen from Figures 2 and 3, in some embodiments, the output impedance of the drivers is imbalanced with a pulldown impedance of substantially  $Z_0$  and a pullup impedance of substantially  $10Z_0$ . As a result, the READY signal on

both agents must be asserted in order for the SYNC signals to rise high enough to satisfy the hysteresis of the receivers, thereby asserting the NEIGHBOR signals on each agent. Moreover, any glitch that occurs when only one end of the link asserts the READY signal is reduced because the pullup impedance is weak compared to the pulldown impedance and compared to the link impedance of  $Z_0$ . Also, setting the threshold of the Schmitt trigger receivers higher than the initial voltage step into the line prevents the NEIGHBOR signal from false assertions.

Figure 4 shows a simultaneous bidirectional port circuit with closed loop impedance control. Simultaneous bidirectional port circuit 400 is a bidirectional port circuit such as bidirectional port circuit 108 or 118 (Figure 1). Closed loop impedance control circuit 450 is an initialization circuit in an integrated circuit, such as initialization circuit 110 or 120. Simultaneous bidirectional port circuit 400 includes driver 402, receiver 404, multiplexer 410 and voltage references 406 and 408. The output node of driver 402 drives conductor 140, and is also the input node for receiver 404. Conductor 140 is simultaneously driven by another driver in another simultaneous bidirectional port circuit, and receiver 404 determines the logic value driven on conductor 140 by the other driver. For example, referring now back to Figure 1, bidirectional ports 108 and 118 both include drivers and receivers such as driver 402 and receiver 404. The receiver in bidirectional port 108 determines the logic value driven on conductor 140 by the driver in bidirectional port 118, and the receiver in bidirectional port 118 determines the logic value driven on the conductor by the driver in bidirectional port 108.

Referring again to Figure 4, receiver 404 compares the voltage value on conductor 140 to the voltage value of either reference 406 or reference 408 depending on the state of the outgoing data on node 412. The outgoing data steers multiplexer 410 so that one of reference 406 and reference 408 is present on one of the inputs to receiver 404. Details of one embodiment of a simultaneous bidirectional port can be found in U.S. Patent 5,604,450, issued Feb. 18, 1997.

Driver 402 is a driver having a controllable output impedance, one embodiment of which is shown in Figure 5. The output impedance of driver 402 is



The closed loop impedance control circuit of Figure 4 is but one example of an initialization circuit that can be used in a system such as system 100 (Figure 1). In this example, the READY signal is generated directly from digital filter 460 in closed loop impedance control circuit 450. In other embodiments, closed loop impedance control circuit 450 communicates with a processor, such as processor 106 (Figure 1), and the processor relays the READY information to a synchronization circuit such as synchronization circuit 112 (Figure 1).

The closed loop impedance circuit of Figure 4 can initialize the output impedance of driver 402 during system initialization (e.g., at power-up), or can re-initialize the impedance of driver 402 after an event has changed the impedance. Example events include a noise spike in the system, or a hot-swap event. When a noise spike changes the voltage on resistor 464, the loop becomes unlocked, and the READY signal on node 462 is de-asserted while the loop re-locks (or “re-initializes”). A hot-swap event can occur when a system component is removed from a system while the power is on. During a hot-swap event, when a new system component is installed, the initialization takes place, and the READY signal is asserted when the initialization is complete.

Figure 5 shows a driver with controllable output impedance. Driver 500 is a driver, such as driver 402, capable of driving a bidirectional data line. The enable

signals (EN0-EN3) correspond to the impedance control value on node 472 (Figure 4).

Driver 500 includes input node 540 and output node 550. Input node 540 is coupled to the gate of PMOS transistor 520, and is also coupled to the gate of NMOS transistor 522. Taken together, PMOS transistor 520 and NMOS transistor 522 function as an inverter. Connected in a cascode arrangement with PMOS transistor 520 are parallel PMOS transistors 502, 504, 506, and 508. Likewise, connected in a cascode arrangement with NMOS transistor 522 are parallel NMOS transistors 512, 514, 516, and 518. Any number of parallel PMOS transistors and parallel NMOS transistors can be on at any time, thereby providing a variable output impedance at node 550. The parallel NMOS and PMOS transistors are sized with a binary weighting such that the output impedance can be controlled with a binary number. For example, PMOS transistor 502 and NMOS transistor 512 have an impedance value of "Z," PMOS transistor 504 and NMOS transistor 514 have an impedance value twice as great, and so on. The binary number in the embodiment of Figure 5 is four bits wide corresponding to the enable signals labeled EN0 through EN3.

The use of a binary weighted impedance control mechanism allows an up/down counter to be employed to modify the impedance one value at a time. As the control signals from the up/down counter count up, more (or larger) transistors are turned on, and the output impedance drops. Likewise, as the counter counts down, the output impedance increases.

In another embodiment, linear weighting is employed. Linear weighting allows a shift register or other similar component to control the output impedance by changing one bit at a time. A driver having linear weighted impedance control allows for precise control of the output impedance with reduced chance of glitches at the expense of increased signal lines and transistor count. For example, in the embodiment of Figure 5, four enable signals provide 16 different output impedance values. A linear weighted output driver with 16 impedance values includes 16 parallel NMOS transistors and 16 parallel PMOS transistors driven by 16 control

signals. Linear weighted drivers can be implemented without departing from the scope of the present invention.

Figure 6 shows a driver with controllable output slew rate. Driver circuit 600 includes a plurality of push-pull driver circuits 602\_0 to 602\_n. Each push-pull driver circuit includes a pullup transistor 604, a pullup resistor 606, a pulldown resistor 608, and a pulldown transistor 610. The series resistors of each push-pull driver circuit have a resistance which is relatively large in relation to an impedance of the transistors. As such, the series coupled resistors 606 and 608 dominate the series impedance, and the push-pull driver circuit has good linearity from power rail to power rail. The resistors can be fabricated from any suitable structure, such as an N-well layer of a standard CMOS process.

The number of push-pull driver circuits provided in driver circuit 600 is determined by a number of taps provided by a delay line circuit 620. That is, delay line circuit 620 includes a plurality of delay stages which are tapped to provide a number of delayed signals. In the embodiment illustrated in Figure 6, the delay line circuit has four taps. Each push-pull driver circuit is turned on in sequence, according to the delay between the taps in delay line 620. The output signal on node 612 transitions from ground to VCC in a plurality of discrete steps as the push-pull driver circuits turn on in sequence. The number of steps corresponds to the number (n+1) of push-pull driver circuits provided in the driver circuit. In some embodiments, the output signal on node 612 is filtered to provide a linearly varying signal as the push-pull driver circuits turn on or off.

Delay line 620 can be implemented in several ways. In one embodiment, the delay line can be implemented as a string of inverter circuits. This embodiment provides a resolution between consecutive tap output signals of two inverter delays. Two strings of inverters can be provided to achieve a resolution of one inverter, one driven by input data and the other driven by an inverse of the input data. In either embodiment, jitter may be experienced through the driver circuit that is close to jitter of a standard CMOS output circuit. To reduce this jitter, the delay line circuit can be coupled to receive a delay control signal from a delay locked loop circuit 624. The

delay of the delay circuit, therefore, is locked to a clock signal and remains stable with respect to process, voltage, and temperature variations. Further, low-to-high and high-to-low signal transitions in the tap output signals are equal.

In embodiments that include delay locked loop 624, a period of time lapses as  
5 the delay of the delay circuit is locked to the clock signal on node 626. When the delay locked loop is locked, delay locked loop 624 can produce a READY signal on node 628 to alert a synchronization circuit such as synchronization circuit 112 (Figure 2) that initialization is complete.

Driver circuit 600 is but one embodiment of a driver having output slew rate  
10 control. Other driver circuits can also be used. In addition, driver circuit 600 can be combined with driver circuit 500 (Figure 5) to create a single driver with variable output impedance and variable output slew rate.

Figure 7 shows a simultaneous bidirectional port circuit with impedance and  
slew rate control. Simultaneous bidirectional port circuit 700 is shown coupled to  
15 processor 720. In the embodiment illustrated in Figure 7, processor 720 controls the output impedance and slew rate of driver 702. When the output impedance and slew rate of driver 702 is initialized, processor 720 can assert the READY signal on node 722, thereby alerting a synchronization circuit that initialization is complete.

It is to be understood that the above description is intended to be illustrative,  
20 and not restrictive. Many other embodiments will be apparent to those of skill in the art upon reading and understanding the above description. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

What is claimed is:

- 1 1. An integrated circuit comprising:  
2 a driver having an output node to be coupled to a conductor external to the  
3 integrated circuit, such that the driver launches an initial voltage value on the  
4 conductor when the driver changes state; and  
5 a receiver having input hysteresis, the receiver including an input node  
6 coupled to the output node of the driver, the input hysteresis having a threshold set  
7 such that the initial voltage value does not change an output state of the receiver.
- 1 2. The integrated circuit of claim 1 wherein the driver comprises a pullup  
2 transistor having an output impedance, and a pulldown transistor having an output  
3 impedance, the output impedance of the pullup transistor being greater than the  
4 output impedance of the pulldown transistor.
- 1 3. The integrated circuit of claim 2 wherein the output impedance of the pullup  
2 transistor is at least five times greater than the output impedance of the pulldown  
3 transistor.
- 1 4. The integrated circuit of claim 1 further comprising:  
2 a simultaneous bidirectional port that includes a data driver and data receiver,  
3 the data driver including a closed loop impedance control circuit.
- 1 5. The integrated circuit of claim 4 wherein the integrated circuit is a circuit  
2 type from the group comprising: a processor, a processor peripheral, a memory, and a  
3 memory controller.



1 6. The integrated circuit of claim 1 wherein the driver includes an input node,  
2 and the receiver includes an output node, the integrated circuit further comprising:  
3 a processor coupled to the input node of the driver and to the output node of  
4 the receiver, the processor being configured to assert a ready signal on the input node  
5 of the driver and to monitor a signal on the output node of the receiver for an  
6 indication that the driver and at least one other driver coupled to the input node of the  
7 receiver have driven high.

1 7. The integrated circuit of claim 1 wherein the integrated circuit is a circuit  
2 type from the group comprising: a processor, a processor peripheral, a memory, and a  
3 memory controller.

1 8. The integrated circuit of claim 1 further including an initialization circuit to  
2 drive an input node of the driver low during initialization.

1 9. An integrated circuit comprising:  
2 a driver having a pullup transistor and a pulldown transistor with an output  
3 node formed at a junction therebetween, the pullup transistor having an output  
4 impedance greater than the pulldown transistor; and  
5 a receiver having an input node coupled to the output node of the driver, the  
6 receiver having input hysteresis sufficient to detect when the driver and at least one  
7 additional driver coupled to the input node drive high.

1 10. The integrated circuit of claim 9 further comprising:  
2 a simultaneous bidirectional port including at least one initialization circuit;  
3 and  
4 a control circuit to turn on the pullup transistor and to turn off the pulldown  
5 transistor when the at least one initialization circuit has performed an initialization.



1 18. The simultaneous bidirectional port circuit of claim 17 wherein the  
2 synchronization circuit is configured to assert after the slew rate control circuit is  
3 initialized.

1     19.     The simultaneous bidirectional port circuit of claim 14 wherein the  
2     synchronization circuit comprises:  
3             a driver having an output node to be coupled to a conductor common to both  
4     the simultaneous bidirectional port circuit and the second simultaneous bidirectional  
5     port circuit, the driver having a pullup transistor and a pulldown transistor, the pullup  
6     transistor having a higher output impedance than the pulldown transistor; and  
7             a receiver having an input node coupled to the output node of the driver.

20. An integrated circuit comprising:  
a simultaneous bidirectional port to be coupled to a second simultaneous bidirectional port on a second integrated circuit;  
at least one initialization circuit to perform an initialization of the simultaneous bidirectional port; and  
a synchronization circuit to be coupled to a second synchronization circuit on the second integrated circuit, to indicate when the initialization of the simultaneous bidirectional data port and an initialization of the second bidirectional port is complete.

1     21.     The integrated circuit of claim 20 wherein the at least one initialization circuit  
2     comprises an output impedance control circuit.

1    23.    The integrated circuit of claim 20 wherein the synchronization circuit  
2    comprises:

3 a driver having an output node to be coupled to an output node of the second  
4 synchronization circuit on the second integrated circuit; and

5 a receiver coupled to the output node of the driver to detect when the output  
6 node of the driver and the output node of the second synchronization circuit have  
7 signals asserted thereon.

1    24.    An electronic system comprising:

2 a first integrated circuit having a first simultaneous bidirectional port  
3 comprising a first data driver, a first data receiver, a first synchronization driver, and  
4 a first synchronization receiver; and

5 a second integrated circuit having a second simultaneous bidirectional port  
6 comprising a second data driver, a second data receiver, a second synchronization  
7 driver, and a second synchronization receiver;

8            wherein output nodes of the first and second data drivers are coupled in  
9   common with input nodes of the first and second data receivers, and output nodes of  
10   the first and second synchronization drivers are coupled in common with input nodes  
11   of the first and second synchronization receivers.

1     25.     The electronic system of claim 24 wherein the first and second simultaneous  
2     bidirectional ports include data driver output impedance control circuits, and each of  
3     the first and second synchronization drivers are configured to be responsive to a  
4     respective one of the data driver output impedance control circuits.

1 26. The electronic system of claim 24 wherein the first and second  
2 synchronization receivers include input hysteresis such that both of the first and  
3 second synchronization receivers change state only after both of the first and second  
4 synchronization drivers are asserted.

1 27. The electronic system of claim 24 wherein the first integrated circuit is a  
2 circuit type from the group comprising: a processor, a processor peripheral, a  
3 memory, and a memory controller.

1 28. A method of synchronizing an agent to a bidirectional bus comprising:  
2 de-asserting a ready signal to drive a transmission line having a second agent  
3 driver present thereon to signify the agent is not ready to communicate on the  
4 bidirectional bus;  
5 asserting the ready signal to signify the agent is ready to communicate on the  
6 bidirectional bus; and  
7 monitoring the transmission line for an indication that both the agent and the  
8 second agent are ready to communicate on the bidirectional bus.

1 29. The method of claim 28 wherein asserting the ready signal comprises:  
2 turning off a pulldown transistor having a first output impedance; and  
3 turning on a pullup transistor having a second output impedance, wherein the  
4 second output impedance is greater than the first output impedance.

1 30. The method of claim 28 wherein monitoring comprises monitoring an output  
2 node of a receiver having input hysteresis.

### **Abstract of the Disclosure**

A simultaneous bidirectional port coupled to a bus includes a synchronization circuit that synchronizes the port with another simultaneous data port coupled to the same bus. The synchronization circuit includes an output driver having an imbalanced output impedance, and includes a receiver with input hysteresis. The input hysteresis of the receiver is not satisfied unless both drivers with imbalanced output impedance coupled to the bus assert an output signal. Each driver asserts a signal on the bus when initialization of the corresponding simultaneous bidirectional port is complete. When both simultaneous bidirectional ports are initialized, the hysteresis of the receivers is satisfied, and each port is notified that both have been initialized.

"Express Mail" mailing label number: EL490610825US

Date of Deposit: August 23, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.






Fig. 2







Fig. 3

*Fig. 4*






Fig. 7